SPT7710 データシートの表示（PDF） - Cadeka Microcircuits LLC.
部品番号
コンポーネント説明
メーカー
SPT7710 Datasheet PDF : 12 Pages
| |||
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C
Supply Voltages
Negative Supply Voltage (VEE TO GND) –7.0 to +0.5 V
Ground Voltage Differential .................... –0.5 to +0.5 V
Input Voltage
Analog Input Voltage ............................... VEE to +0.5 V
Reference Input Voltage .......................... VEE to +0.5 V
Digital Input Voltage ................................ VEE to +0.5 V
Reference Current VRTF to VRBF ........................ 25 mA
Output
Digital Output Current ............................... 0 to –30 mA
Temperature
Operating Temperature,ambient ............. –25 to +85 °C
junction ...................... +150 °C
Lead Temperature, (soldering 10 seconds) ..... +300 °C
Storage Temperature ............................ –65 to +150 °C
Note: 1. Operation at any Absolute Maximum Rating is not implied. See
Electrical Specifications for proper nominal applied conditions
in typical applications.
ELECTRICAL SPECIFICATIONS
TA= TMIN to TMAX, VEE=–5.2 V, RSource=50 Ω, VRBF=–2.00 V, VR2=–1.00 V, VRTF=0.00 V, ƒCLK=125 MHz, Duty Cycle=50%, unless otherwise specified.
PARAMETERS
TEST
TEST
SPT7710A
CONDITIONS LEVEL MIN TYP MAX
SPT7710B
MIN TYP MAX UNITS
DC Accuracy
Integral Linearity Error
Differential Linearity Error
No missing codes
ƒCLK = 100 kHz VI
ƒCLK = 100 kHz VI
–0.75 ±0.60 +0.75
–0.75
+0.75
Guaranteed
–0.95 ±0.80 +0.95 LSB
–0.95
+0.95 LSB
Guaranteed
Analog Input
Offset Error VRT
Offset Error VRB
Input Voltage Range
Input Capacitance
Input Resistance
Input Current
Input Slew Rate
Large Signal Bandwidth
Small Signal Bandwidth
Clock Synchronous
Input Currents
VI
VI
VI
Over full
input range
V
V
VI
V
VIN=F.S.
V
VIN=500 mVP-P V
V
–30
+30
–30
+30
–2.0
0.0
10
15
250 500
1,000
210
335
40
–30
–30
–2.0
10
15
250
1,000
210
335
40
+30 mV
+30 mV
0.0 Volts
pF
kΩ
500 µA
V/µs
MHz
MHz
µA
Reference Input
Ladder Resistance
Reference Bandwidth
VI
100 200 300
100 200 300 Ω
V
10
10
MHz
Timing Characteristics
Maximum Sample Rate
Clock to Data Delay
Output Delay Tempco
CLK-to-Data Ready Delay (tD)
Aperture Jitter
Acquisition Time
IV
125 150
V
2.4
V
2
V
2.0
V
5
V
1.5
125 150
2.4
2
2.0
5
1.5
MSPS
ns
ps/°C
ns
ps
ns
Dynamic Performance
Signal-to-Noise Ratio
ƒIN = 3.58 MHz VI
ƒIN = 50 MHz
VI
Total Harmonic Distortion
ƒIN = 3.58 MHz VI
ƒIN = 50 MHz
VI
Signal-to-Noise and Distortion ƒIN = 3.58 MHz VI
(SINAD)
ƒIN = 50 MHz
VI
46
48
42
46
–52 –48
–44 –40
45
48
39
42
45
47
dB
40
44
dB
–50 –46 dB
–43 –39 dB
43
46
dB
37
40
dB
SPT7710
2
8/17/01
Share Link: 