AT45DB161D-SU-SL954 データシートの表示（PDF） - Unspecified
部品番号
コンポーネント説明
メーカー
AT45DB161D-SU-SL954 Datasheet PDF : 51 Pages
| |||
3. Block Diagram
WP
FLASH MEMORY ARRAY
PAGE (512-/528-BYTES)
BUFFER 1 (512-/528-BYTES)
BUFFER 2 (512-/528-BYTES)
SCK
CS
RESET
VCC
GND
RDY/BUSY
I/O INTERFACE
SI
SO
4. Memory Array
To provide optimal flexibility, the memory array of the AT45DB161D is divided into three levels of granularity
comprising of sectors, blocks, and pages. The “Memory Architecture Diagram” illustrates the breakdown of each
level and details the number of pages per sector and block. All program operations to the DataFlash occur on a
page by page basis. The erase operations can be performed at the chip, sector, block or page level.
Figure 4-1. Memory Architecture Diagram
SECTOR ARCHITECTURE
SECTOR 0a = 8 Pages
4,096-/4,224-bytes
SECTOR 0
SECTOR 0b = 248 Pages
126,976-/130,944-bytes
BLOCK ARCHITECTURE
BLOCK 0
BLOCK 1
BLOCK 2
SECTOR 1 = 256 Pages
131,072-/135,168-bytes
SECTOR 2 = 256 Pages
131,072-/135,168-bytes
BLOCK 30
BLOCK 31
BLOCK 32
BLOCK 33
SECTOR 14 = 256 Pages
131,072-/135,168-bytes
BLOCK 62
BLOCK 63
BLOCK 64
BLOCK 65
8 Pages
PAGE ARCHITECTURE
PAGE 0
PAGE 1
PAGE 6
PAGE 7
PAGE 8
PAGE 9
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
SECTOR 15 = 256 Pages
131,072-/135,168-bytes
BLOCK 510
BLOCK 511
Block = 4,096-/4,224-bytes
PAGE 4,094
PAGE 4,095
Page = 512-/528-bytes
4 AT45DB161D
3500P–DFLASH–5/2013
Share Link: 