FAN7080M-GF085 データシートの表示（PDF） - ON Semiconductor
部品番号
コンポーネント説明
メーカー
FAN7080M-GF085 Datasheet PDF : 17 Pages
| |||
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
Parameter
Min.
Max.
VS
VB
VHO
V LO
VCC
V IN
IIN
PD
θJA
TJ
TSTG
ESD
High-Side Floating Offset Voltage
High-Side Floating Supply Voltage
High-Side Floating Output Voltage
Low -Side Floating Output Voltage
Supply Voltage
Input Voltage for IN
Input Injection Current (1)
Pow er Dissipation (2.3)
Thermal Resistance, Junction to Ambient (2)
Junction Temperature
Storage Temperature
Human Body Model (HBM)
Charge Device Model (CDM)
VB-25
-0.3
VS-0.3
-0.3
-0.3
-0.3
-55
VB+0.3
625
VB+0.3
Vcc+0.3
25
VCC+0.3
+1
0.625
200
150
150
1000
500
Note s :
1. Guaranteed by design. Full function, no latchup. Tested at 10 V and 17 V.
2. The Thermal Resistance and pow er dissipation rating are measured per below conditions:
JESD51-2: Integral circuits thermal test method environmental conditions, natural convection/Still Air
JESD51-3: Low ef f ective thermal conductivity test board f or leaded surf ace-mount packages.
3. Do not exceed pow er dissipation (PD) under any circumstances.
Unit
V
V
V
V
V
V
mA
W
°C/W
°C
°C
V
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance. ON Semiconductor does not recommend
exceeding them or designing to Absolute Maximum Ratings.
Symbol
Parameter
V B( 4)
High-Side Floating Supply Voltage (DC) Transient: -10 V at 0.1 µS
VS
High-Side Floating Supply Offset Voltage (DC)
Transient: -25 V(max.) at 0.1 µS at VBS < 25 V
VHO
High-Side Output Voltage
V LO
Low -Side Output Voltage
VCC
Supply Voltage for Logic Input
V IN
dv/dt
TPULSE
FS
TA
Logic Input Voltage
Allow able Offset Voltage Slew Rate (5)
Minimum Pulse Width (5,6)
Sw itching Frequency (6)
Operating Ambient Temperature
Note s :
4. The VS offset is tested w ith all supplies based at 15 V differential
5. Guaranteed by design.
6. When VDT = 1.2 V. Refer to Figures 5, 6, 7 and 8.
Min.
VS+6
-5
VS
0
5.5
0
1100
-40
Max.
VS+20
600
VB
VCC
20
VCC
50
200
125
Unit
V
V
V
V
V
V
V/nS
nS
KHz
°C
www.onsemi.com
4
Share Link: 