LP62S4096E-I データシートの表示（PDF） - AMIC Technology

部品番号

コンポーネント説明

メーカー

LP62S4096E-I

512K X 8 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

Timing Waveforms (continued)

Read Cycle 2 (1, 2, 4)

Address

DOUT

tRC

tAA

tOH

Read Cycle 3 (1, 3, 4)

CS1

CS2

DOUT

tACS1 , tACS2

tCLZ1 , tCLZ2

LP62S4096E-I Series

tOH

tCHZ1 , tCHZ2

Notes: 1. WE is high for Read Cycle.

2. Device is continuously enabled, CE1 = VIL or CE2= VIH.

3. Address valid prior to or coincident with CE1 transition low or CE2 transition high.

4. OE = VIL.

5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

(May, 2010, Version 3.3)

6

AMIC Technology, Corp.

Share Link: