DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX705CSA(1995) データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX705CSA
(Rev.:1995)
MaximIC
Maxim Integrated MaximIC
MAX705CSA Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Low-Cost, µP Supervisory Circuits
______________________________________________________________Pin Description
MAX705/MAX706
DIP/SO µMAX
PIN
MAX707/MAX708
DIP/SO µMAX
MAX813L
DIP/SO µMAX
NAME
FUNCTION
Manual-Reset Input triggers a reset pulse when
pulled below 0.8V. This active-low input has an inter-
1
3
1
3
1
3
MR
nal 250µA pull-up current. It can be driven from a TTL
or CMOS logic line as well as shorted to ground with
a switch.
2
4
2
4
2
4
VCC
+5V Supply Input
3
5
3
5
3
5
GND 0V Ground Reference for all signals
Power-Fail Voltage Monitor Input. When PFI is less
4
6
4
6
4
6
PFI
than 1.25V, PFO goes low. Connect PFI to GND or
VCC when not used.
5
7
5
7
5
7
PFO
Power-Fail Output goes low and sinks current when
PFI is less than 1.25V; otherwise PFO stays high.
Watchdog Input. If WDI remains high or low for
1.6sec, the internal watchdog timer runs out and
WDO goes low (Figure 1). Floating WDI or connect-
6
8
-
-
6
8
WDI ing WDI to a high-impedance three-state buffer dis-
ables the watchdog feature. The internal watchdog
timer clears whenever reset is asserted, WDI is three-
stated, or WDI sees a rising or falling edge.
-
-
6
-
-
-
N.C. No Connect
Active-Low Reset Output pulses low for 200ms when
triggered, and stays low whenever VCC is below the
reset threshold (4.65V in the MAX705 and 4.40V in the
7
1
7
1
-
-
RESET MAX706). It remains low for 200ms after VCC rises
above the reset threshold or MR goes from low to high
(Figure 3). A watchdog timeout will not trigger RESET
unless WDO is connected to MR.
Watchdog Output pulls low when the internal watch-
dog timer finishes its 1.6sec count and does not go
high again until the watchdog is cleared. WDO also
8
2
-
-
8
2
WDO
goes low during low-line conditions. Whenever VCC is
below the reset threshold, WDO stays low; however,
unlike RESET, WDO does not have a minimum pulse
width. As soon as VCC rises above the reset thresh-
old, WDO goes high with no delay.
Active-High Reset Output is the inverse of RESET.
-
-
8
2
7
1
RESET
Whenever RESET is high, RESET is low, and vice
versa (Figure 2). The MAX813L has a RESET output
only.
_______________________________________________________________________________________ 5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]