CY7C1061DV33-10BV1XIT データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C1061DV33-10BV1XIT Datasheet PDF : 18 Pages
| |||
CY7C1061DV33
Switching Waveforms (continued)
Figure 10. Write Cycle No. 2 (WE Controlled, OE LOW) [24, 25, 26]
tWC
Address
CE
WE
BHE, BLE
Data I/O
tSCE
tAW
tSA
tPWE
tHA
tBW
tHZWE
tSD
tHD
tLZWE
Figure 11. Write Cycle No. 3 (BLE or BHE Controlled) [24]
tWC
Address
BHE, BLE
WE
CE
Data I/O
tSA
tBW
tAW
tHA
tPWE
tSCE
tSD
tHD
Notes
24.
For
CE
all packages
is HIGH. For
except -BV1XI, CE is
-BV1XI package, CE
the logical combination
refers to CE.
of
CE1
and
CE2.
When
CE1
is
LOW
and
CE2
is
HIGH,
CE
is
LOW;
when
CE1
is
HIGH
or
CE2
is
LOW,
25. Data I/O is high impedance if OE, BHE, and/or BLE = VIH.
26. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
Document Number: 38-05476 Rev. *H
Page 10 of 17
[+] Feedback
Share Link: 