DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MX619LH データシートの表示(PDF) - CML Microsystems Plc

部品番号
コンポーネント説明
メーカー
MX619LH
CML
CML Microsystems Plc CML
MX619LH Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Delta Modulation CODEC
6
3 External Components
MX619
XTAL/CLOCK
X1
R1
1
22
C2 C1
R2
XTAL 2
21
N/C 3
20
ENCODER DATA CLOCK 4
19
ENCODER OUTPUT
ENCODER FORCE IDLE
5
6
MX619J 18
17
DATA ENABLE 7
16
N/C 8
15
BIAS 9
14
ENCODER INPUT 10
13
C3
11
VSS
12
C4
VDD
CLOCK MODE 1
CLOCK MODE 2
ALGORITHM
DECODER DATA CLOCK
DECODER INPUT
DECODER FORCE IDLE
POWERSAVE
N/C
DECODER OUTPUT
N/C
VDD
C5
Figure 2: Recommended External Components for Typical Application
R1 Note 1
1M
±10%
R2 Note 2 Selectable
C1 Note 3
33pF
±20%
C2 Note 3
68pF
±20%
C3 Note 4
1.0µF
±20%
C4 Note 5
1.0µF
±20%
C5 Note 6
1.0µF
±20%
X1 Note 7, 8 1.024MHz
Table 4: Recommended External Components for Typical Application
Notes:
1. Oscillator inverter bias resister.
2. Xtal Drive limiting resistor.
3. Xtal circuit load capacitor.
4. Encoder input coupling capacitor. The drive source impedance to this input should be less than 100.
Output idle channel noise levels will improve with even lower source impedance.
5. Bias decoupling capacitor
6. VDD decoupling capacitor
7. A 1.024MHz Xtal/Clock input will yield exactly 16/32/64kbps data clock rates. Xtal circuitry shown is in
accordance with MX-COMs Xtal Oscillator Application Note.
8. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at
least 40% of VDD, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain
crystal oscillator design assistance, please consult you crystal manufacturer.
4 General Description
The MX619 is a Continuously Variable Slope Delta Modulation (CVSD) Codec designed for use in military
communications systems. This device is suitable for applications in military delta multiplexers, switches and
phones. The MX619 is designed to meet EUROCOM D1-IA8 specifications.
Encoder input and decoder output filters are incorporated on-chip. Sampling clock rates can be programmed
to 16, 32, or 64kbps from an internal clock generator or externally injected in the 8 to 64kbps range. The
sampling clock frequency is output for the synchronization of external circuits.
The encoder has an enable function for use in multiplexer applications. Encoder and Decoder forced idle
capabilities are provided forcing 10101010pattern in encode and a VDD/2 bias in decode. The companding
circuit may be operated with an externally selectable 3- or 4-bit algorithm. The device may be placed in
standby mode by selecting Powersave. A reference 1.024MHz oscillator uses an external clock or crystal.
2000 MX-COM, Inc.
www.mxcom.com Tel: 800 638 5577 336 744 5050 Fax: 336 744 5054
Doc. # 20480189.002
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA All Trademarks and service marks are held by their respective companies.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]