PDM31256SA10TI データシートの表示（PDF） - Paradigm Technology
部品番号
コンポーネント説明
メーカー
PDM31256SA10TI Datasheet PDF : 7 Pages
| |||
Read Cycle No. 1(1)
t RC
ADDR
DOUT
tAA
t OH
PREVIOUS DATA VALID
DATA VALID
Read Cycle No. 2(2)
ADDR
CE
OE
DOUT
tAA
tACE
tLZCE
tRC
tLZOE
tAOE
tHZCE
tHZOE
DATA VALID
PDM31256
1
2
3
4
5
6
AC Electrical Characteristics
Description
-10
-12
-15
-17
-20
READ Cycle
READ cycle time
Address access time
Chip enable access time
Output hold from address change
Chip enable to output in low Z(3,4,5)
Chip disable to output in high Z(3,4,5)
Chip enable to power up time(4)
Chip disable to power down time(4)
Output enable access time
Output enable to output in low Z(4,5)
Output disable to output in high Z(4,5)
Sym Min. Max. Min. Max. Min. Max. Min Max Min Max Units
tRC 10
12
15
17
20
ns
tAA
10
12
15
17
20 ns
tACE
10
12
15
17
20 ns
tOH
3
3
3
3
3
ns
tLZCE 5
5
5
5
5
ns
tHZCE
8
10
10
12
15 ns
tPU
0
0
0
0
0
ns
tPD
10
12
15
17
20 ns
tAOE
5
6
8
9
10 ns
tLZOE 0
0
0
0
0
ns
tHZOE
8
8
8
8
8 ns
7
8
9
10
11
12
Rev. 3.3 - 4/29/98
5
Share Link: 