MAX9450EHJ データシートの表示（PDF） - Microsemi Corporation

部品番号

コンポーネント説明

メーカー

MAX9450EHJ

High-Precision Clock Generators with Integrated VCXO

Microsemi Corporation 

High-Precision Clock Generators

with Integrated VCXO

External Loop Filter

When the device switches from one input reference to

the other or reverts to an input reference from holdover,

the output phase changes smoothly during the transition

due to the narrowband external PLL filter. The narrower

the filter bandwidth is, the smoother the phase

transition. However, if bandwidth is too narrow, it can

cause some degradation on output jitter performance.

Charge-Pump Current Setting

The MAX9450/MAX9451/MAX9452 allow external setting

of the charge-pump current in the PLL. Connect a resis-

tor from RJ to GNDA to set the PLL charge-pump current:

charge-pump current (µA) = 2.48 x 1000 /

(RSET (kΩ) + 0.375)

where RSET is in kΩ and the value of the charge-pump

current is in µA. Use RSET to adjust the loop response

to meet individual application requirements. The

charge-pump current and the external filter compo-

nents change the PLL bandwidth. Table 11 shows the

charge-pump current vs. the resistor’s value.

The loop response equation is defined as:

unity-gain bandwidth = (ICP x RFILT x 12kHz) / M

where ICP is the charge-pump current set by REXT,

RFILT is the external filter resistance, and M is the feed-

back divider.

Input Disable

The two inputs can be disabled separately by SEL0

and SEL1 or the 2 bits in CR5[3:2]. Table 2 shows the

state map.

Power-Up and Master Reset

Upon power-up, default frequency divider rates and the

states of the monitor, inputs, and outputs are set

according to Table 10. Setting MR high or CR6[4] to 1

also resets the device. When the device resets, INT

and CR7[5:6] go low and all the registers revert to their

default values.

I2C Interface

The control interface of the MAX9450/MAX9451/MAX9452

is an I2C or SPI depending on the states of AD0 and

AD1. Drive both AD0 and AD1 high to active SPI mode.

Otherwise, I2C is activated. The device operates as a

slave that sends and receives data through the clock

line, SCL, and data line, SDA, to achieve bidirectional

communication with the masters. A master (typically a

microcontroller) initiates all data transfers to and from

slaves, and generates the SCL clock that synchronizes

the data transfer. Figure 4 shows the timing of SCL and

SDA. The SDA line operates as both an input and an

open-drain output. SDA requires a pullup resistor, typi-

cally 4.7kΩ. The SCL line operates only as an input. A

pullup resistor, typically 4.7kΩ, is required on SCL if there

are multiple masters on the 2-wire bus, or if the master in

a single-master system has an open-drain SCL output.

I2C Device Address

Every I2C port has a 7-bit device address. This 7-bit

address is the slave (MAX9450/MAX9451/MAX9452)

ID for the master to write and read. In the MAX9450/

MAX9451/MAX9452, the first 4 bits (1101) of the

address are hard coded into the device at the factory.

See Table 3. The last 3 bits of the address are input

programmable by the three-level AD0 and AD1. This

configuration provides eight selectable addresses for

the MAX9450/MAX9451/MAX9452, allowing eight

devices to be connected to one master.

START and STOP Conditions

Both SCL and SDA remain high when the interface is

not busy. The active master signals the beginning of a

transmission with a START (S) condition by transitioning

SDA from high to low while SCL is high. When the master

has finished communicating with the slave, it issues a

STOP (P) condition by transitioning SDA from low to

high while SCL is high. The bus is then free for another

transmission (Figure 3). The interval between a START

and a STOP is called a session.

Table 2. Input Activation by SEL0, SEL1,

or CR5[3:2]

SEL1

0

0

1

1

X

X

X

SEL0

0

1

0

1

X

X

X

CR5[3:2]

00

00

00

00

01

10

11

IN1

Disabled

Disabled

Enabled

Enabled

Disabled

Enabled

Enabled

IN0

Disabled

Enabled

Disabled

Enabled

Enabled

Disabled

Enabled

SDA

SCL

S

START

CONDITION

Figure 3. START and STOP Conditions

P

STOP

CONDITION

10 ______________________________________________________________________________________

Share Link: