DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

L9333DIE1(2001) データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
メーカー
L9333DIE1
(Rev.:2001)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
L9333DIE1 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
L9333
FUNCTIONAL DESCRIPTION
The L9333 is a quad low side driver for lines, lamps or inductive loads in automotive and industrial applications.
The logic input levels are 3.3V CMOS compatible. This allows the device to be driven directly by a microcon-
troller. For the noise immunity, all input thresholds have a hysteresis of typ. 100mV. Each input (IN, EN and
PRG) is protected to withstand voltages from -14V to 45V. The device is activated with a 'high' signal on ENable.
ENable 'low' switches the device into the sleep mode. In this mode the quiescent current is typically less than
2µA. A high signal on PRoGramming input changes the signal transfer polarity from noninverting to the inverting
mode. This pin can be connected either to VS or GND. If these pins are not connected, the forced status of the
PRG and EN pin is low. For packaged applications it is still recommended to connect all input pins to ground
respective VS to avoid EMC influence. The forced condition leads to a mode change if the PRG pin was high
before the interruption. Independent of the PRoGramming input, the OUTput switches off, if the signal INput pin
is not connected. This function is verified using a leakage current of 5µA (sink for PRG=high; source for
PRG=low) during circuit test.
Each output driver has a current limitation of min 0.4A and an independent thermal shut-down. The thermal
shut-down deactivates that output, which exceeds temperature switch off level. When the junction temperature
decreases 20K below this temperature threshold the output will be activated again. This 20K is the hysteresis
of the thermal shutdown function. The Gates, of the output DMOS transistors are charged and discharged with
a current source. Therefore the output slope is limited. This reduces the electromagnetic radiation. For induc-
tive loads an output voltage clamp of typically 52V is implemented.
The DIAGnostic is an open drain output. The logic status depends on the PRoGramming pin. If the PRG pin is
'low' the DIAG output becomes low, if the device works correctly. At thermal shut-down of one channel or if the
ground is disconnected the DIAGnostic output becomes high. If the PRG pin is 'high' this output is switched off
at normal function and switched on at overtemperature. For the fault condition of interrupted ground, the poten-
tial of VS and Diagnostic should be equal.
DIAGNOSTIC TABLE
Pins
EN
Normal function
H
H
H
H
L
Overtemperature,
H
disconnected ground or
supply voltage
Overtemperature
H
X = not relevant
* selective for each channel at overtemperature
PRG
L
L
H
H
X
L
H
IN
OUT
DIAG
L
L (on)
L (on)
H
H (off)
L (on)
L
H (off)
H (off)
H
L (on)
H (off)
X
H (off)
H (off)
X
H (off) *
H (off)
X
H(off) *
L(on)
7/13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]