DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HV7224(2009) データシートの表示(PDF) - Supertex Inc

部品番号
コンポーネント説明
メーカー
HV7224
(Rev.:2009)
SUTEX
Supertex Inc SUTEX
HV7224 Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
HV7224
DC Electrical Characteristics
(over recommended operating conditions of VDD = 5.0V, VPP = 240V, and TA = 25°C unless noted)
Sym Parameter
Min Max
IDD
VDD supply current
IPP
VPP supply current
-
10
-
2.0
-
4.0
IDDQ
Quiescent VDD supply current
VOH
High-level output
-
100
HVOUT
190
-
DATA OUT 4.5
-
VOL
Low-level output
HVOUT
-
50
DATA OUT
-
0.5
IIH
High-level logic input current
IIL
Low-level logic input current
ISAT
HVOUT saturation current
-
1.0
-
-1.0
P-channel -80
-
N-channel 75
-
Note:
1. Only one output can be turned on at a time.
Units
mA
mA
mA
µA
V
V
V
V
µA
µA
mA
mA
Conditions
fCLK = 3.0MHz, VDD = 5.5V
All outputs low or High-Z
One output high1
All VIN = GND or VDD
IO = -70mA
IO = -100µA
IO = +70mA
IO = +100µA
VIH = VDD
VIL = 0V
---
---
AC Electrical Characteristics
(VDD = 5.0V and TA = 25°C)
Sym Parameter
Min Max Units Conditions
fCLK
Clock frequency
-
3.0
MHz Per register, CL = 15pF
tWH, tWL Clock width high or low
150
-
ns ---
tSUD
Data set-up time before clock rises
50
-
ns ---
tHD
Data hold time after clock rises
50
-
ns ---
tSUC
HVOUT delay from clock rises (Hi-Z to H or L)
-
1.0
µs CL = 330pF // RL = 10kΩ
tSUE
HVOUT delay from Output Enable falls
-
600
ns CL = 330pF // RL = 10kΩ
tHC
HVOUT delay from clock rises (H or L to Hi-Z)
-
2.0
µs CL = 330pF // RL = 10kΩ
tHE
HVOUT delay from Output Enable rises
-
600
ns CL = 330pF // RL = 10kΩ
tDHL
Delay time clock to data output falls*
-
250
ns CL = 15pF
tDLH
Delay time clock to data output rises*
-
250
ns CL = 15pF
tONF
HVOUT fall time
-
2.0
µs CL = 330pF // RL = 10kΩ
tONR
HVOUT rise time
-
2.0
µs CL = 330pF // RL = 10kΩ
tPOW
POL pulse width
3.0
-
µs ---
tOEW Output Enable pulse width
SR
Slew rate, VPP
3.0
-
µs ---
-
45
V/µs
One active output driving
4.7nF load
Note:
* The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the
data output which is equal to tWH.
1235 Bordeaux Drive, Sunnyvale, CA 94089 Tel: 408-222-8888 www.supertex.com
3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]