ICS1523 データシートの表示（PDF） - Integrated Circuit Systems
部品番号
コンポーネント説明
メーカー
ICS1523 Datasheet PDF : 21 Pages
| |||
ICS1523
Video Clock Synthesizer with I2C Programmable Delay
Section 4 Register Set Summary
Reg.
Index
0x0
Name
Input
Control
Access
R/W
Bit Name
CPen
CP_Pol
Ref_Pol
Fbk_Pol
Fbk_Sel
Func_Sel
EnPLS
EnRef
Reset
Bit # Value
Description
0
1 Charge Pump Enable
0=External Enable via COAST Pin, 1=Always Enabled
1
0 COAST Pin Charge Pump Enable Polarity
0=Active High, 1=Active Low
2
0 External Reference Polarity
0=Positive Edge, 1=Negative Edge
3
0 External Feedback Polarity
0=Positive Edge, 1=Negative Edge
4
0 External Feedback Select
0=Internal Feedback, 1=External
5
0 FUNC Pin Output Select (DPA delayed)
0=Recovered HSYNC, 1=Input HSYNC
6
1 Enable PLL Lock/Ref Status Output
0=Disable 1=Enable
7
0 1=Enable Ref to Lock/Ref Output
0x1
Loop
R/W
Control
ICP0-2
0-2
0 ICP (Charge Pump Current)
Bit 2,1,0=(000 =1 uA, 001 = 2 uA, 010 = 4 uA, 011 = 8 uA,
100 = 16 uA, 101 = 32 uA, 110 = 64 uA, 111 = 128 uA
Reserved
3
0 Reserved
VCOD0-1
4-5
0 VCO Divider Bit 5,4 =(00 = ÷2, 01=÷4, 10=÷8, 11=÷16)
Reserved
6-7
0 Reserved
0x2 FdBk Div 0 R / W
FBD0-7
0-7 FF Feedback Divider LSBs (Bit 7, 6, 5, 4, 3, 2, 1, 0)
Actual # of clocks = Programmed value + 8
0x3 FdBk Div 1 R / W
FBD8-11
0-3
F Feedback Divider MSBs (Bit 11, 10, 9, 8)
Reserved
4-7
0 Reserved
0x4 DPA Offset R / W DPA_OS0-5 0-5
Reserved
6
Fil_Sel
7
0 Dynamic Phase Aligner Offset
Bit 5, 4, 3, 2, 1, 0 = (MUST be < total # of DPA elements)
0 Reserved
0 Loop Filter Select (0=External, 1=Internal)
0x5
DPA
R / W DPA_Res0-1 0-1
3 DPA Resolution, Total # of delay elements
Control
Bit 1, 0 = (00 = 16, 01 = 32, 10 = Reserved, 11 = 64)
Metal_Rev 2-7
0 Metal Mask Revision Number
Note 1: Double-buffered register. Working registers are loaded during software PLL reset. See 0x8.
Note 2: Double-buffered register. Working registers are loaded during software DPA reset. See 0x8.
Notes 3~8: See Section 5, “Register Set Details”
Note
3
3
4
4
1, 6
1, 7
1
1
8
6
2, 8
MDS 1523 Y
6
Revision 110905
Integrated Circuit Systems 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
Share Link: 