DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ZL30415 データシートの表示(PDF) - Zarlink Semiconductor Inc

部品番号
コンポーネント説明
メーカー
ZL30415
ZARLINK
Zarlink Semiconductor Inc ZARLINK
ZL30415 Datasheet PDF : 23 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ZL30415
Data Sheet
Ball Description Table (continued)
Ball #
F5
F6
F7, G1
G2
G3
G4
G5, G6
G7, G8
H1, H2
H3
H4
H5
H6
H7, H8
Name
C19i
C19o
GND
VDD
REF_SEL
FS3
GND
VDD
NC
VDD
FS1
VDD
GND
Description
C19 Reference Input (CMOS Input). This is a single-ended input reference
source used for synchronization. This input accepts 19.44 MHz.
Clock 19.44 MHz (CMOS Output). This output provides a single-ended CMOS
clock at 19.44 MHz.
Ground. 0 volt
Positive Digital Power Supply. +3.3 V ±10%
Reference Select (CMOS Input). If tied low then the C19i single-ended
reference is used as the input reference source. If tied high then the REFinP/N
differential pair is used as the input reference source.
See E4 ball description.
Ground. 0 volt
Positive Digital Power Supply. +3.3 V ±10%
No internal bonding Connection. Leave unconnected.
Positive Digital Power Supply. +3.3 V ±10%
See E4 ball description.
Positive Digital Power Supply. +3.3 V ±10%
Ground. 0 volt.
2.0 Functional Description
The ZL30415 is an analog phased-locked loop which provides rate conversion and jitter attenuation for
SONET/SDH OC-12/STM-4 and OC-3/STM-1 applications. A functional block diagram of the ZL30415 is shown in
Figure 1 and a brief description is presented in the following sections.
2.1 Reference Selection Multiplexer
The ZL30415 accepts two types of input reference clocks:
- differential: operating at 19.44 MHz or 77.76 MHz, compatible with LVDS/LVPECL/CML threshold levels
- single-ended: operating at 19.44 MHz, compatible with CMOS switching levels.
The REF_SEL input determines whether the single-ended CMOS reference input (REFin) or the differential
reference inputs (REFinP/N) are used as input reference clocks. The REF_FREQ input selects the rate of the
differential input clock to be either 19.44 MHz, or 77.76 MHz. See Table 1 for details.
REF_SEL
0
1
1
REF_FREQ Selected Input Reference
Reference Frequency
x
C19i
19.44 MHz (CMOS)
0
REFin
77.76 MHz (Differential)
1
REFin
19.44 MHz (Differential)
Table 1 - Input Reference Selection
4
Zarlink Semiconductor Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]