DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HV5812P-G(2011) データシートの表示(PDF) - Supertex Inc

部品番号
コンポーネント説明
メーカー
HV5812P-G Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
HV5812
Electrical Characteristics
DC Characteristics (over recommended operating conditions, TA = 25OC, unless otherwise noted)
Sym Parameter
Min Typ Max Units Conditions
IDSS Output leakage current
VOH
High-level output HVOUT
DATA OUT
VOL
Low-level output HVOUT
DATA OUT
ISINK Output pull-down current
VIH High level logic input voltage
VIL Low level logic input voltage
IIH High level logic input current
IIL Low level logic input current
IDDQ Quiescent VDD supply current
IPPQ Quiescent VPP supply current
-
-5.0 -15
78 78.5
-
77
78
-
4.5 4.7
-
-
1.5 3.0
-
2.3 4.0
-
200 250
2.0 3.5
-
3.5
-
5.3
-0.3
-
0.8
-
0.05 0.5
-
-0.05 -0.5
-
100 300
-
100 300
-
10 100
-
10 100
µA VOUT = 0V, TA = +70°C
V
IOUT = -25mA, VPP = 80V, Tj = +25°C
IOUT = -25mA, VPP = 80V, Tj = +125°C
V IOUT = -200µA, VDD = 5.0V
V
IOUT = 1.0mA, Tj = +25°C, VDD = 5.0V
IOUT = 1.0mA, Tj = +125°C, VDD = 5.0V
V IOUT = +200µA, VDD = 5.0V
mA VOUT = 5.0V to VPP, VDD = 5.0V
V VDD = 5.0V
V ---
µA VIN = VDD, VDD = 5.0V
µA VIN = 0.8V, VDD = 5.0V
µA All outputs high, VDD = 5.0V
All outputs low, VDD = 5.0V
All outputs high, no load
µA
All outputs low, no load
AC Characteristics (over recommended operating conditions, TA = 25OC, unless otherwise noted)
tPHL Blanking to output delay
tPLH
tf Output fall time
-
2000
-
-
1000
-
-
1450
-
ns CL = 30pF, 50% to 50%, VDD = 5.0V
ns CL = 30pF, 90% to 10%, VDD = 5.0V
tr Output rise time
-
650
-
ns CL = 30pF, 10% to 90%, VDD = 5.0V
tsu Data set-up time
75
-
-
ns See timing diagram
th Data hold time
75
-
-
ns See timing diagram
tpwd Minimum data pulse width
150
-
-
ns See timing diagram
tpwclk Minimum clock pulse width
150
-
-
ns See timing diagram
tcks
Minimum time between clock activa-
tion and strobe
300
-
-
ns See timing diagram
tpws Minimum strobe pulse width
100
-
ns See timing diagram
tsto
Typical time between strobe activa-
tion and output transition
-
500
-
ns See timing diagram
fCLK Maximum clock frequency
-
8.0
-
MHz Tj = +25°C, VDD = 5.0V
-
5.0
-
Tj = +125°C, VDD = 5.0V
Supertex inc. 1235 Bordeaux Drive, Sunnyvale, CA 94089 Tel: 408-222-8888 www.supertex.com
3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]