PE9302 データシートの表示（PDF） - Peregrine Semiconductor Corp.
部品番号
コンポーネント説明
メーカー
PE9302
Peregrine Semiconductor Corp.
PE9302 Datasheet PDF : 6 Pages
| |||
Figure 2. Pin Configuration
VDD 1
IN
2
DEC 3
GND 4
PE9302
8 GND
7 OUT
6 GND
5 GND
Table 2. Pin Descriptions
Pin
Pin
No. Name
Description
1
VDD Power supply pin. Bypassing is required.
2
IN
Input signal pin. Should be coupled with a
capacitor (eg 15 pF).
3
DEC Power supply decoupling pin. Place
capacitors as close as possible and
connect directly to the ground plane
(eg 10 nF & 10 pF).
4
GND Ground pin. Ground pattern on the board
should be as wide as possible to reduce
ground impedance.
5
GND Ground pin.
6
GND Ground pin.
7
OUT Divided frequency output pin. This pin
should be coupled with a capacitor
(eg 100 pF).
8
GND Ground Pin.
Table 3. Absolute Maximum Ratings
Symbol
VDD
TST
TOP
VESD
PINMAX
Parameter/Conditions Min Max Units
Supply voltage
Storage temperature
range
Operating temperature
range
ESD voltage (Human
Body Model)
Maximum input power
4.0
V
-65 150 °C
-40 85
°C
250
V
10 dBm
PE9302
Preliminary Specification
Electrostatic Discharge (ESD) Precautions
When handling this UTSi device, observe the same
precautions that you would use with other ESD-
sensitive devices. Although this device contains
circuitry to protect it from damage due to ESD,
precautions should be taken to avoid exceeding the
rating specified in Table 3.
Latch-Up Avoidance
Unlike conventional CMOS devices, UTSi CMOS
devices are immune to latch-up.
Device Functional Considerations
The PE9302 takes an input signal frequency from
between 1.5 GHz to 3.5 GHz and produces an
output signal frequency one-fourth that of the
supplied input. In order for the prescaler to work
properly, several conditions need to be adhered to.
It is crucial that pin 3 be supplied with a bypass
capacitor to ground. In addition, the input and
output signals (pins 2 & 7, respectively) need to be
ac coupled via an external capacitor as shown in
the test circuit below.
The ground pattern on the board should be made
as wide as possible to minimize ground
impedance.
Copyright Peregrine Semiconductor Corp. 2001
Page 2 of 6
File No. 70/0051~01A | UTSi CMOS RFIC SOLUTIONS
Share Link: