LC75055PE(2014) データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

メーカー

LC75055PE
(Rev.:2014)

Car Audio DSP

ON Semiconductor 

Continued from preceding page.

No

Pin name

Input/output

43 IISI4_LRCK

I

44 IISI4_BCLK

I

45 IIS_SUB1

I/O

46 IIS_SUB2

I/O

47 IIS_SUB3

I/O

48 IISO_BCLK

O

49 IISO_LRCK

O

50 OUT_SEL1

O

51 OUT_SEL2

O

52 OUT_SEL3

O

53 DVDD_1

54 DVSS_1

55 XVSS

56 XIN

57 XOUT

58 XVDD

59 AVCOAVDD

60 AVCOAVSS

61 EVROUT3R

AO

62 EVRIN3R

AI

63 DACOUT3R

AO

64 DACOUT3L

AO

65 EVRIN3L

AI

66 EVROUT3L

AO

67 EVROUT2R

AO

68 EVRIN2R

AI

69 DACOUT2R

AO

70 DACOUT2L

AO

71 EVRIN2L

AI

72 EVROUT2L

AO

73 EVROUT1R

AO

LC75055PE

Input/output

(RSTB=L)

I

I

I

I

I

O (L)

O (L)

O (L)

O (L)

O (L)

Oscillation

Oscillation

AO

AI

AO

AO

AI

AO

AO

AI

AO

AO

AI

AO

AO

Functions

IIS word clock input pin4

IIS bit clock input pin4

IIS data input pin5 or

IIS data output pin1 or IIS data output pin4

IIS data input pin6 or IIS word clock input pin5 or

IIS data output pin2 or IIS word clock output pin4

IIS data input pin7 or IIS bit clock input pin5 or

IIS data output pin3 or IIS bit clock output pin4

IIS bit clock output pin (for IIS data output 1 to 3)

IIS word clock output pin (for IIS data output 1 to 3)

IIS data output pin1 or IIS data output pin4 or internal signal output pin1

(During reset, this pin is fixed to low level output.)

IIS data output pin2 or IIS word clock output pin4 or internal signal output pin2

(During reset, this pin is fixed to low level output.)

IIS data output pin3 or IIS bit clock output pin4 or internal signal output pin3

(During reset, this pin is fixed to low level output.)

Power supply for internal logic (1.5V)

Power supply for digital (GND)

Crystal for oscillation circuit power supply. (GND)

Crystal oscillation circuit input (11.2896MHz or 12.288MHz)

Crystal oscillation circuit output

Crystal for oscillation circuit power supply (3.3V)

VCO analog power supply for CODEC main clock generation(3.3V)

VCO analog power supply for CODEC main clock generation (GND)

Electronic volume output pin.

When output of EVR3 is OFF, EVRIN3R input signal output to EVROUT3R via 50k

register.

Electronic volume input pin. Make sure to connect this pin with DACOUT3R

(DAC output) via coupling capacitor. When this pin is unused, leave it open or

connect it to GND via capacitor.

DAC analog output pin. (R-channel output)

When output of DAC3 is OFF, pin output becomes GND.

DAC analog output pin. (L-channel output)

When output of DAC3 is OFF, pin output becomes GND.

Electronic volume input pin. Make sure to connect this pin with DACOUT3L

(DAC output) via coupling capacitor. When this pin is unused, leave it open or

connect it to GND via capacitor.

Electronic volume output pin.

When output of EVR3 is OFF, EVRIN3L input signal output to EVROUT3L via 50k

register.

Electronic volume output pin.

When output of EVR2 OFF, EVRIN2R input signal output to EVROUT2R via 50k

register.

Electronic volume input pin. Make sure to connect this pin with DACOUT2R

(DAC output) via coupling capacitor. When this pin is unused, leave it open or

connect it to GND via capacitor.

DAC analog output pin. (R-channel output)

When output of DAC2 is OFF, pin output becomes GND.

DAC analog output pin. (L-channel output)

When output of DAC2 is OFF, pin output becomes GND.

Electronic volume input pin. Make sure to connect this pin with DACOUT2L

(DAC output) via coupling capacitor. When this pin is unused, leave it open or

connect it to GND via capacitor.

Electronic volume output pin.

When output of EVR2 is OFF, EVRIN2L input signal output to EVROUT2L via 50k

register.

Electronic volume output pin.

When output of EVR1 is OFF, EVRIN1R input signal output to EVROUT1R via 50k

register.

Continued on next page.

No.A2168-9/26

Share Link: