CY7C1020CV33-15ZSXE(2010) データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C1020CV33-15ZSXE Datasheet PDF : 13 Pages
| |||
CY7C1020CV33
512 K (32 K × 16) Static RAM
512 K (32 K × 16) Static RAM
Features
■ Pin- and function-compatible with CY7C1020CV33
■ Temperature Ranges
❐ Commercial: 0 °C to 70 °C
❐ Industrial: –40 °C to 85 °C
❐ Automotive: –40 °C to 125 °C
■ High speed
❐ tAA = 10 ns
■ CMOS for optimum speed/power
■ Low active power
❐ 325 mW (max)
■ Automatic power-down when deselected
■ Independent control of upper and lower bits
■ Available in Pb-free and non Pb-free 44-pin TSOP II package
Logic Block Diagram
DATA IN DRIVERS
Functional Description
The CY7C1020CV33 is a high-performance CMOS static RAM
organized as 32,768 words by 16 bits. This device has an
automatic power-down feature that significantly reduces power
consumption when deselected.
Writing to the device is accomplished by taking Chip Enable (CE)
and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is
LOW, then data from I/O pins (I/O1 through I/O8), is written into
the location specified on the address pins (A0 through A14). If
Byte High Enable (BHE) is LOW, then data from I/O pins (I/O9
through I/O16) is written into the location specified on the address
pins (A0 through A14).
Reading from the device is accomplished by taking Chip Enable
(CE) and Output Enable (OE) LOW while forcing the Write
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data
from the memory location specified by the address pins will
appear on I/O1 to I/O8. If Byte High Enable (BHE) is LOW, then
data from memory will appear on I/O9 to I/O16. See the truth table
at the back of this data sheet for a complete description of read
and write modes.
The input/output pins (I/O1 through I/O16) are placed in a
high-impedance state when the device is deselected (CE HIGH),
the outputs are disabled (OE HIGH), the BHE and BLE are
disabled (BHE, BLE HIGH), or during a write operation (CE LOW,
and WE LOW).
The CY7C1020CV33 is available in standard 44-pin TSOP Type
II package.
A7
A6
A5
32K × 16
A4
RAM Array
A3
A2
A1
A0
COLUMN DECODER
I/O1–I/O8
I/O9–I/O16
BHE
WE
CE
OE
BLE
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 38-05133 Rev. *H
• San Jose, CA 95134-1709 • 408-943-2600
Revised December 2, 2010
[+] Feedback
Share Link: 