M5M5256DFP データシートの表示（PDF） - Renesas Electronics
部品番号
コンポーネント説明
メーカー
M5M5256DFP Datasheet PDF : 8 Pages
| |||
RENESAS LSIs
M5M5256DFP,VP-55LL,-70LL,-70LLI,
-55XL,-70XL
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM
Write cycle ( /S control mode)
tCW
A 0~ 14
/S
/W
DQ1~ 8
tsu (A)
tsu (S)
trec (W)
(Note 5)
(Note 3)
(Note 4)
tsu (D) th (D)
DATA IN
STABLE
(Note 3)
Note 3 : Hatching indicates the state is "don't care".
4 : Writing is executed in ov erlap of /S and /W low.
5 : If /W goes low simultaneously with or prior to /S, the outputs remain in the high impedance state.
6 : Don't apply inv erted phase signal externally when DQ pin is output mode.
7 : ten, tdis are periodically sampled and are not 100% tested.
(4) MEASUREMENT CONDITIONS
Input pulse level .............. VIH=2.4V,VIL=0.6V
Input rise and fall time ..... 5ns
Reference level ................ VOH=VOL=1.5V
Output load ...................... Fig.1 CL=50pF (-55LL,-55XL )
CL=100pF (-70LL,-70LLI,-70XL )
CL=5pF (for ten,tdis)
T ransition is measured ±500mV from steady
state voltage. (for ten,tdis)
DQ
(Including
scope and JIG)
Vcc
1.8k Ω
990Ω CL
Fig.1 Output load
6
Share Link: 