M95320-DRE(2015) データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

M95320-DRE
(Rev.:2015)

32-Kbit serial SPI bus EEPROM - 105 °C Operation

STMicroelectronics 

M95320-DRE

Operating features

3.3

Hold mode

The Hold (HOLD) signal is used to pause any serial communications with the device without

resetting the clocking sequence.

The Hold mode starts when the Hold (HOLD) signal is driven low and the Serial Clock (C) is

low (as shown in Figure 4). During the Hold mode, the Serial Data output (Q) is high

impedance, and the signals present on Serial Data input (D) and Serial Clock (C) are not

decoded. The Hold mode ends when the Hold (HOLD) signal is driven high and the Serial

Clock (C) is or becomes low.

Figure 4. Hold mode activation

#

3.4

3.4.1

(/,$

(OLD

CONDITION

(OLD

#COONNDDIITTIIOONN

-36

Deselecting the device while it is in Hold mode resets the paused communication.

Protocol control and data protection

Protocol control

The Chip Select (S) input offers a built-in safety feature, as the S input is edge-sensitive as

well as level-sensitive: after power-up, the device is not selected until a falling edge has first

been detected on Chip Select (S). This ensures that Chip Select (S) must have been high

prior to going low, in order to start the first operation.

For Write commands (WRITE, WRSR, WRID, LID) to be accepted and executed:

• the Write Enable Latch (WEL) bit must be set by a Write Enable (WREN) instruction

• a falling edge and a low state on Chip Select (S) during the whole command must be

decoded

• instruction, address and input data must be sent as multiple of eight bits

• the command must include at least one data byte

• Chip Select (S) must be driven high exactly after a data byte boundary

Write command can be discarded at any time by a rising edge on Chip Select (S) outside of

a byte boundary.

To execute Read commands (READ, RDSR, RDID, RDLS), the device must decode:

• a falling edge and a low level on Chip Select (S) during the whole command

• instruction and address as multiples of eight bits (bytes)

From this step, data bits are shifted out until the rising edge on Chip Select (S).

DocID027471 Rev 1

11/41

40

Share Link: