AT91SAM7X128(2006_02) データシートの表示（PDF） - Atmel Corporation

部品番号

コンポーネント説明

メーカー

AT91SAM7X128
(Rev.:2006_02)

AT91 ARM® Thumb®-based Microcontrollers

Atmel Corporation 

AT91SAM7X256/128 Preliminary

7. I/O Lines Considerations

7.1 JTAG Port Pins

TMS, TDI and TCK are schmitt trigger inputs and are not 5-V tolerant. TMS, TDI and TCK do not

integrate a pull-up resistor.

TDO is an output, driven at up to VDDIO, and has no pull-up resistor.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. The

JTAGSEL pin integrates a permanent pull-down resistor of about 15 kΩ to GND, so that it can be

left unconnected for normal operations.

7.2 Test Pin

The TST pin is used for manufacturing test or fast programming mode of the

AT91SAM7X256/128 when asserted high. The TST pin integrates a permanent pull-down resis-

tor of about 15 kΩ to GND, so that it can be left unconnected for normal operations.

To enter fast programming mode, the TST pin and the PA0 and PA1 pins should be tied high

and PA2 tied to low.

Driving the TST pin at a high level while PA0 or PA1 is driven at 0 leads to unpredictable results.

7.3 Reset Pin

The NRST pin is bidirectional with an open drain output buffer. It is handled by the on-chip reset

controller and can be driven low to provide a reset signal to the external components or asserted

low externally to reset the microcontroller. There is no constraint on the length of the reset pulse,

and the reset controller can guarantee a minimum pulse length. This allows connection of a sim-

ple push-button on the NRST pin as system user reset, and the use of the signal NRST to reset

all the components of the system.

The NRST pin integrates a permanent pull-up resistor to VDDIO.

7.4 ERASE Pin

The ERASE pin is used to re-initialize the Flash content and some of its NVM bits. It integrates a

permanent pull-down resistor of about 15 kΩ to GND, so that it can be left unconnected for nor-

mal operations.

This pin is debounced by the RC oscillator to improve the glitch tolerance. Minimum debouncing

time is 200 ms.

7.5 PIO Controller Lines

All the I/O lines, PA0 to PA30 and PB0 to PB30, are 5V-tolerant and all integrate a programma-

ble pull-up resistor. Programming of this pull-up resistor is performed independently for each I/O

line through the PIO controllers.

5V-tolerant means that the I/O lines can drive voltage level according to VDDIO, but can be

driven with a voltage of up to 5.5V. However, driving an I/O line with a voltage over VDDIO while

the programmable pull-up resistor is enabled can lead to unpredictable results. Care should be

taken, in particular at reset, as all the I/O lines default to input with pull-up resistor enabled at

reset.

11

6120D–ATARM–02-Feb-06

Share Link: