DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IR2010SPBF データシートの表示(PDF) - Infineon Technologies

部品番号
コンポーネント説明
メーカー
IR2010SPBF
Infineon
Infineon Technologies Infineon
IR2010SPBF Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IR2010(S)PBF
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage
parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are
measured under board mounted and still air conditions.
Symbol
VB
VS
VHO
VCC
VLO
VDD
VSS
VIN
dVs/dt
PD
RthJA
TJ
TS
TL
Definition
High side floating supply voltage
High side floating supply offset voltage
High side floating output voltage
Low side fixed supply voltage
Low side output voltage
Logic supply voltage
Logic supply offset voltage
Logic input voltage (HIN, LIN & SD)
Allowable offset supply voltage transient (figure 2)
Package power dissipation
@ TA ≤ +25°C
14-Lead PDIP
16-Lead SOIC
Thermal resistance, junction to
ambient
14-Lead PDIP
16-Lead SOIC
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
Min.
-0.3
VB - 25
VS - 0.3
-0.3
-0.3
-0.3
VCC - 25
VSS - 0.3
-55
Max.
225
VB + 0.3
VB + 0.3
25
VCC + 0.3
VSS + 25
VCC + 0.3
VDD + 0.3
50
1.6
1.25
75
100
150
150
300
Units
V
V/ns
W
°C/W
°C
Recommended Operating Conditions
The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within
the recommended conditions. The VS and VSS offset rating is tested with all supplies biased at 15V differential.
Typical ratings at other bias conditions are shown in figures 24 and 25.
Symbol
VB
VS
VHO
VCC
VLO
VDD
VSS
VIN
TA
Definition
High side floating supply absolute voltage
High side floating supply offset voltage
High side floating output voltage
Low side fixed supply voltage
Low side output voltage
Logic supply voltage
Logic supply offset voltage
Logic input voltage (HIN, LIN, & SD)
Ambient temperature
Logic operational for VS of -4 to +200V. Logic state held for VS of -4V to -VBS.
†† When VDD < 5V, the minimum VSS offset is limited to -VDD
(Please refer to the Design Tip DT97-3 for more details).
Min.
VS + 10
VS
10
0
VSS + 3
-5††
VSS
-40
Max.
VS + 20
200
VB
20
VCC
VSS + 20
5
VDD
125
Units
V
°C
3 www.irf.com © 2015 International Rectifier
April 14, 2015

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]