M220Z1-L10 データシートの表示（PDF） - Unspecified

部品番号

コンポーネント説明

メーカー

M220Z1-L10

TFT LCD Approval Specification

Unspecified 

Issued Date: Jan. 06, 2009

Model No.: M220Z1-L10

Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin Name

1 RXO0-

2 RXO0+

3 RXO1-

4 RXO1+

5 RXO2-

6 RXO2+

7 GND

8 RXOC-

9 RXOC+

10 RXO3-

11 RXO3+

12 RXE0-

13 RXE0+

14 GND

15 RXE1-

16 RXE1+

17 GND

18 RXE2-

19 RXE2+

20 RXEC-

21 RXEC+

22 RXE3-

23 RXE3+

24 GND

25 NC

26 VCOM

27 AGMODE

28 VCC

29 VCC

30 VCC

Description

Negative LVDS differential data input. Channel O0 (odd)

Positive LVDS differential data input. Channel O0 (odd)

Negative LVDS differential data input. Channel O1 (odd)

Positive LVDS differential data input. Channel O1 (odd)

Negative LVDS differential data input. Channel O2 (odd)

Positive LVDS differential data input. Channel O2 (odd)

Ground

Negative LVDS differential clock input. (odd)

Positive LVDS differential clock input. (odd)

Negative LVDS differential data input. Channel O3(odd)

Positive LVDS differential data input. Channel O3 (odd)

Negative LVDS differential data input. Channel E0 (even)

Positive LVDS differential data input. Channel E0 (even)

Ground

Negative LVDS differential data input. Channel E1 (even)

Positive LVDS differential data input. Channel E1 (even)

Ground

Negative LVDS differential data input. Channel E2 (even)

Positive LVDS differential data input. Channel E2 (even)

Negative LVDS differential clock input. (even)

Positive LVDS differential clock input. (even)

Negative LVDS differential data input. Channel E3 (even)

Positive LVDS differential data input. Channel E3 (even)

Ground

Not connection, should open.

VCOM Control, should open.

AGMODE should be tied to ground or open.

+5.0V power supply

+5.0V power supply

+5.0V power supply

Note (1) Connector Part No.: 093G30-B0001A(STARCONN) or MSAKT2407P30HA (STM).

Note (2) Mating Connector Part No.:FI-X30H ; FI-X30C* ; FI-X30M* ; FI-X30HL(-T),FI-X30C*L(-T) [JAE]

Note (3) The first pixel is odd.

Note (4) Input signal of even and odd clock should be the same timing.

12 / 26

Version 2.0

Share Link: