DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD664AD(RevC) データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
AD664AD
(Rev.:RevC)
ADI
Analog Devices ADI
AD664AD Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD664
Model
JN/JP/AD/AJ/SD
Min
Typ Max
KN/KP/BD/BJ/BE/TD/TE
Min
Typ
Max
Units
DIGITAL INPUTS
VIH
VIL
Data Inputs
IIH @ VIN = VLL
IIL @ VIN = DGND
CS/DS0/DS1/RST/RD/LS
IIH @ VIN = VLL
IIL @ VIN = VLL
MS/TR12
IIH @ VIN = VLL
IIL @ VIN = DGND
QS0/QSl/QS2 l2
IIH @ VIN = VLL
IIL @ VIN = DGND
2.0
*
0
0.8
*
–10
±1
10
–10
±1
10
*
*
*
*
–10
±1
10
–10
±1
10
*
*
*
*
–10
5
10
–10
–5
0
*
*
*
*
–10
5
10
–10
±1
10
*
*
*
*
Volts
*
Volts
*
µA
*
µA
*
µA
*
µA
*
µA
*
µA
*
µA
*
µA
DIGITAL OUTPUTS
VOL @ 1.6 mA Sink
VOH @ 0.5 mA Source
0.4
2.4
*
*
Volts
Volts
TEMPERATURE RANGE
JN/JP/KN/KP
AD/AJ/BD/BJ/BE
SD/TD/TE
0
+70
*
– 40
+85
*
–55
+125
*
*
°C
*
°C
*
°C
NOTES
1A minimum power supply of ±12.0 V is required for 0 V to +10 V and ±10 V operation. A minimum power supply of ±11.4 V is required for –5 V to +5 V operation.
2For VCC < +12 V and VEE > –12 V. Voltage not to exeeed 10 V maximum.
3Bipolar zero error is the difference from the ideal output (0 volts) and the actual output voltage with code 100 000 000 000 applied to the inputs.
4Linearity error is defined as the maximum deviation of the actual DAC output from the ideal output (a straight line drawn from 0 to F.S. – 1 LSB).
5FSR means Full-Scale Range and is 20 V for ± 10 V range and 10 V for ± 5 V range.
6A minimum power supply of ± 12.0 V is required for a 10 V reference voltage.
7Analog Ground Current is input code dependent.
8Gain error matching is the largest difference in gain error between any two DACs in one package.
9Offset error matching is the largest difference in offset error between any two DACs in one package.
10Bipolar zero error matching is the largest difference in bipolar zero error between any two DACs in one package.
11Linearity error matching is the difference in the worst ease linearity error between any two DACs in one package.
1244-pin versions only.
*Specifications same as JN/JP/AD/AJ/SD.
Specifications subject to change without notice.
Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min
and max specifications are guaranteed, although only those shown in boldface are tested on all production units.
ABSOLUTE MAXIMUM RATINGS*
VLL to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to +7 V
VCC to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to +18 V
VEE to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . –18 V to 0 V
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +300°C, 10 sec
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 mW
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . –1 V to +1 V
Reference Input . . . . . . . . . . . . . . . . . . VREF ≤ ± 10 V and VREF
(VCC – 2 V, VEE + 2 V)
VCC to VEE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +36 V
Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
Analog Outputs . . . . . . . . . . . . . . . . . . . . . Indefinite Shorts to
VCC, VLL, VEE and GND
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
CAUTION
ESD (electrostatic discharge) sensitive device. Unused devices must be stored in conductive foam
or shunts. The protective foam should be discharged to the destination socket before devices are
removed.
REV. C
–3–
WARNING!
ESD SENSITIVE DEVICE

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]