AD9841A データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD9841A Datasheet PDF : 23 Pages
| |||
AD9841A/AD9842A
TIMING SPECIFICATIONS (CL = 20 pF, fSAMP = 20 MHz, CCD-Mode Timing in Figures 5 and 6, AUX-Mode Timing in Figure 7.
Serial Timing in Figures 21–24.)
Parameter
Symbol
Min
Typ
Max
Unit
SAMPLE CLOCKS
DATACLK, SHP, SHD Clock Period
DATACLK Hi/Low Pulsewidth
SHP Pulsewidth
SHD Pulsewidth
CLPDM Pulsewidth
CLPOB Pulsewidth1
SHP Rising Edge to SHD Falling Edge
SHP Rising Edge to SHD Rising Edge
Internal Clock Delay
Inhibited Clock Period
DATA OUTPUTS
Output Delay
Output Hold Time
Pipeline Delay
tCONV
48
tADC
20
tSHP
7
tSHD
7
tCDM
4
tCOB
2
tS1
0
tS2
20
tID
tINH
10
tOD
tH
7.0
50
25
12.5
12.5
10
20
12.5
25
3.0
14.5
16
7.6
9
ns
ns
ns
ns
Pixels
Pixels
ns
ns
ns
ns
ns
ns
Cycles
SERIAL INTERFACE
Maximum SCK Frequency
SL to SCK Setup Time
SCK to SL Hold Time
SDATA Valid to SCK Rising Edge Setup
SCK Falling Edge to SDATA Valid Hold
SCK Falling Edge to SDATA Valid Read
fSCLK
10
tLS
10
tLH
10
tDS
10
tDH
10
tDV
10
NOTES
1Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Specifications subject to change without notice.
MHz
ns
ns
ns
ns
ns
ABSOLUTE MAXIMUM RATINGS
Parameter
With
Respect
To
Min Max
Unit
AVDD1, AVDD2
AVSS –0.3 +3.9
V
DVDD1, DVDD2
DVSS –0.3 +3.9
V
DRVDD
DRVSS –0.3 +3.9
V
Digital Outputs
DRVSS –0.3 DRVDD + 0.3 V
SHP, SHD, DATACLK DVSS –0.3 DVDD + 0.3 V
CLPOB, CLPDM, PBLK DVSS –0.3 DVDD + 0.3 V
SCK, SL, SDATA
DVSS –0.3 DVDD + 0.3 V
VRT, VRB, CMLEVEL AVSS –0.3 AVDD + 0.3 V
BYP1-4, CCDIN
AVSS –0.3 AVDD + 0.3 V
Junction Temperature
150
°C
Lead Temperature
300
°C
(10 sec)
ORDERING GUIDE
Model
Temperature
Range
AD9841AJST –20°C to +85°C
AD9842AJST –20°C to +85°C
Package
Description
Thin Plastic
Quad Flatpack
(LQFP)
Thin Plastic
Quad Flatpack
(LQFP)
Package
Option
ST-48
ST-48
THERMAL CHARACTERISTICS
Thermal Resistance
48-Lead LQFP Package
θJA = 92°C
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD9841A/AD9842A features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
–6–
REV. 0
Share Link: 