DS80C400 データシートの表示（PDF） - Dallas Semiconductor -> Maxim Integrated

部品番号

コンポーネント説明

メーカー

DS80C400

Network Microcontroller

Dallas Semiconductor -> Maxim Integrated 

DS80C400

PIN

NAME

FUNCTION

P4.0–P4.7

Port 4, I/O. Port 4 can function as an 8-bit, bidirectional I/O port, and as the source for external

address and chip-enable signals for program and data memory. Port pins are configured as I/O or

memory signals through the P4CNT register. The reset condition of Port 4 is all bits at logic 1

through a weak pullup. The logic 1 state also serves as an input mode, since external circuits

writing to the port can overdrive the weak pullup. When software clears any port pin to 0, the

device activates a strong pulldown that remains on until either a 1 is written to the port pin or a

reset occurs. Writing a 1 after the port has been at 0 activates a strong transition driver, followed

by a weaker sustaining pullup. Once the momentary strong driver turns off, the port once again

becomes the output (and input) high state.

Port Alternate Function

48

P4.0 CE0 Program Memory Chip Enable 0

47

P4.1 CE1 Program Memory Chip Enable 1

46

P4.2 CE2 Program Memory Chip Enable 2

45

P4.3 CE3 Program Memory Chip Enable 3

44

P4.4 A16 Program/Data Memory Address 16

43

P4.5 A17 Program/Data Memory Address 17

42

P4.6 A18 Program/Data Memory Address 18

41

P4.7 A19 Program/Data Memory Address 19

P5.0–P5.7 Port 5, I/O. Port 5 can function as an 8-bit, bidirectional I/O port, the CAN interface, Timer 3

input, and/or as peripheral-enable signals. The reset condition of Port 5 is all bits at logic 1 through

a weak pullup. The logic 1 state also serves as an input mode, since external circuits writing to the

port can overdrive the weak pullup. When software clears any port pin to 0, the device activates a

strong pulldown that remains on until either a 1 is written to the port pin or a reset occurs. Writing

a 1 after the port has been at 0 activates a strong transition driver, followed by a weaker sustaining

pullup. Once the momentary strong driver turns off, the port once again becomes the output (and

input) high state.

Port Alternate Function

35

P5.0 C0TX CAN0 Transmit Output

34

P5.1 C0RX CAN0 Receive Input

33

P5.2 T3 Timer 3 External Input

32

P5.3 None

31

P5.4 PCE0 Peripheral Chip Enable 0

30

P5.5 PCE1 Peripheral Chip Enable 1

29

P5.6 PCE2 Peripheral Chip Enable 2

28

P5.7 PCE3 Peripheral Chip Enable 3

6 of 125

Share Link: