GL603USB データシートの表示（PDF） - Genesys Logic

部品番号

コンポーネント説明

メーカー

GL603USB

USB + PS/2 MOUSE MICROCONTROLLER

Genesys Logic 

GL603USB/GL603USB-A/GL603USB-B

0: Global resume was not detected

SUSPD: Global suspend bit

1: Global suspend (USB idle more than 3ms) was detected

0: Global suspend was not detected

EP1TX: Endpoint 1 transmitting status bit

1: Data has been sent from endpoint 1

0: Data has not been sent from endpoint 1

EP0TX: Endpoint 0 transmitting status bit

1: Data has been sent from endpoint 0

0: Data has not been sent from endpoint 0

EP0RX: Endpoint 0 receiving status bit

1: Data has been received by endpoint 0

0: Data has not been received by endpoint 0

Note 1: “R/W1C” means read-only and write “1” to clear bit

DEVADR (Address 13h, USB device address register)

R/W

R/W

R/W

DADR6 DADR5 DADR4

Write this register to set the USB device address

Value on POR: “- 0 0 0 0 0 0 0”

R/W

DADR3

R/W

DADR2

R/W

DADR1

R/W

DADR0

FFCNT0 (Address 14h, Byte count buffer for endpoint 0)

R/O[1]

R/O

R/O

R/O

R/W

R/W

RXCNT3 RXCNT2 RXCNT1 RXCNT0 TXCNT3 TXCNT2

RXCNT[3:0]: Number of bytes received by endpoint 0 OUT transaction

TXCNT[3:0]: Number of bytes to be sent by endpoint 0 IN transaction

Note 1: “R/O” means read-only bit. Writing this bit is no effect.

R/W

TXCNT1

R/W

TXCNT0

FFCNT1 (Address 15h, Byte count buffer for endpoint 1)

R/W

R/W

TXCNT3 TXCNT2

TXCNT[3:0]: Number of bytes to be sent by endpoint 1 IN transaction

Value on POR: “- - - - x x x x”

R/W

TXCNT1

R/W

TXCNT0

FFCTL (Address 16h, FIFO control register)

W/O[1]

R/W

R/W

R/W

W/O

R/W

R/W

FFRST1 TXSEQ1 TXOE1 RXDIS0 FFRST0 TXSEQ0 TXOE0

FFRST1: Reset endpoint 1 FIFO read/write pointer

Write “1” to this bit will reset endpoint 1 FIFO read/write pointer. Data in endpoint 1 FIFO remain

unchanged. Before data are written into endpoint 1 FIFO, FFRST1 should be written first.

TXSEQ1: Endpoint 1 transmitting sequence bit

1: Transmitting data use DATA 1 as PID

0: Transmitting data use DATA 0 as PID

TXOE1: Endpoint 1 FIFO data ready bit

1: Endpoint 1 FIFO data are ready to be transmitted. Data will be transmitted when a valid IN

token is received. This bit is automatically cleared by hardware after the transaction complete

(ACK is received).

0: Endpoint 1 FIFO data are not ready to be transmitted. Endpoint 1 will respond with a NAK to a

valid IN transaction.

RXDIS0: Endpoint 0 receiving not available bit

1: Endpoint 0 FIFO is not available. The received data cannot be pushed into FIFO. The USB

controller will respond with a NAK to a valid OUT transaction. This bit is set by hardware when

15

09/22/00

Revision 1.4

Share Link: