DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT28S4M16LCTG-10 データシートの表示(PDF) - Micron Technology

部品番号
コンポーネント説明
メーカー
MT28S4M16LCTG-10
Micron
Micron Technology Micron
MT28S4M16LCTG-10 Datasheet PDF : 48 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CAS LATENCY
The CAS latency is the delay, in clock cycles, be-
tween the registration of a READ command and the
availability of the first piece of output data. The la-
tency can be set to one, two, or three clocks.
If a READ command is registered at clock edge n,
and the latency is m clocks, the data will be available by
T0
T1
T2
CLK
COMMAND
DQ
READ
tLZ
tAC
NOP
tOH
DOUT
CAS Latency = 1
T0
T1
T2
T3
CLK
COMMAND
DQ
READ
NOP
tLZ
tAC
CAS Latency = 2
NOP
tOH
DOUT
CLK
COMMAND
T0
READ
DQ
T1
T2
NOP
NOP
tLZ
tAC
CAS Latency = 3
Figure 2
CAS Latency
T3
T4
NOP
tOH
DOUT
DON’T CARE
UNDEFINED
4 MEG x 16
SYNCFLASH MEMORY
clock edge n + m. The DQs will start driving as a result of
the clock edge one cycle earlier (n + m - 1) and, provided
that the relevant access times are met, the data will be
valid by clock edge n + m. For example, assuming that
the clock cycle time is such that all relevant access times
are met, if a READ command is registered at T0, and the
latency is programmed to two clocks, the DQs will start
driving after T1 and the data will be valid by T2, as
shown in Figure 2. Table 2 below indicates the operat-
ing frequencies at which each CAS latency setting can
be used.
Reserved states should not be used, as unknown
operation or incompatibility with future versions may
result.
OPERATING MODE
The normal operating mode is selected by setting
M7 and M8 to zero; the other combinations of values for
M7 and M8 are reserved for future use and/or test
modes. The programmed burst length applies to READ
bursts.
Test modes and reserved states should not be used
because unknown operation or incompatibility with
future versions may result.
WRITE BURST MODE
WRITE bursts are not supported with the
MT28S4M16LC. By default, M9 is set to “1” and write
accesses are single-location (nonburst) accesses.
Table 2
CAS Latency
SPEED
-10
-12
ALLOWABLE OPERATING
FREQUENCY (MHz)
CAS
CAS
CAS
LATENCY = 1 LATENCY = 2 LATENCY = 3
33
66
100
33
66
83
4 Meg x 16 SyncFlash
MT28S4M16LC_6.p65 – Rev. 6, Pub. 9/01
9
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]