ATA6628 データシートの表示（PDF） - Atmel Corporation
部品番号
コンポーネント説明
メーカー
ATA6628 Datasheet PDF : 36 Pages
| |||
9. Electrical Characteristics (Continued)
5V < VS < 27V, –40°C < Tj < 150°C, unless otherwise specified. All values refer to GND pins
No. Parameters
Test Conditions
Pin
Symbol Min. Typ. Max. Unit Type*
11 Receiver Electrical AC Parameters of the LIN Physical Layer, LIN Receiver, RXD Load Conditions (CRXD): 20pF
11.1
Propagation delay of
receiver (Figure 9-1)
VS = 7.0V to 18V
trx_pd = max(trx_pdr , trx_pdf)
RXD
trx_pd
6
µs
A
Symmetry of receiver
11.2 propagation delay rising
edge minus falling edge
VS = 7.0V to 18V
trx_sym = trx_pdr – trx_pdf
RXD
trx_sym
–2
+2
µs
A
12 NRES Open Drain Output Pin
12.1 Low-level output voltage
12.2 Low-level output low
12.3 Undervoltage reset time
12.4
Reset debounce time for
falling edge
12.5 Switch off leakage current
13 Watchdog Oscillator
VS ≥ 5.5V
INRES = 1mA
10kΩ to 5V
VCC = 0V
VS ≥ 5.5V
CNRES = 20pF
VS ≥ 5.5V
CNRES = 20pF
VNRES = 5.5V
NRES
VNRESL
NRES
VNRESLL
NRES
treset
2
NRES
tres_f
1.5
NRES
–3
0.14
V
A
0.14
V
A
4
6
ms
A
10
µs
A
+3
µA
A
13.1
Voltage at WD_OSC in
Normal or Fail-safe Mode
13.2 Possible values of resistor
IWD_OSC = –200µA
VVS ≥ 4V
Resistor ±1%
13.3 Oscillator period
ROSC = 34kΩ
13.4 Oscillator period
ROSC = 51kΩ
13.5 Oscillator period
ROSC = 91kΩ
13.6 Oscillator period
ROSC = 120kΩ
14 Watchdog Timing Relative to tOSC
14.1
Watchdog lead time after
Reset
WD_OSC VWD_OSC 1.13
1.23
1.33
V
A
WD_OSC ROSC
34
120
kΩ
A
tOSC
10.65 13.3 15.97 µs
A
tOSC
15.68 19.6 23.52 µs
A
tOSC
26.83 33.5 40.24 µs
A
tOSC
34.2
42.8
51.4
µs
A
td
7895
cycles A
14.2 Watchdog closed window
14.3 Watchdog open window
14.4 Watchdog reset time NRES
15 KL_15 Pin
t1
t2
NRES
tnres
1053
cycles A
1105
cycles A
3.2
4
4.8
ms
A
15.1
High-level input voltage
RV = 47kΩ
Positive edge initializes a
wake-up
KL_15
VKL_15H
4
VS +
0.3V
V
A
15.2
Low-level input voltage
RV = 47kΩ
KL_15
VKL_15L
–1
+2
V
A
15.3 KL_15 pull-down current
VS < 27V
VKL_15 = 27V
KL_15
IKL_15
50
60
µA
A
15.4 Internal debounce time
Without external capacitor KL_15 TdbKL_15
80
160
250
µs
A
15.5 KL_15 wake-up time
RV = 47kΩ, C = 100nF
KL_15
TwKL_15
0.4
2
4.5
ms
C
*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
26 ATA6628/ATA6630 [DATASHEET]
9117I–AUTO–10/14
Share Link: 