LRS1383 データシートの表示（PDF） - Sharp Electronics

部品番号

コンポーネント説明

メーカー

LRS1383

Stacked Chip 32M Flash and 8M SRAM

Sharp Electronics 

LRS1383

9

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any

valid address within the target partition to be programmed and the confirm command (D0H). Refer to the LH28F320BX,

LH28F640BX series Appendix for details.

8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the

suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.

9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while

the block erase operation is being suspended.

10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when F-WP is VIL.

When F-WP is VIH, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.

11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be

used.

Share Link: