SST49LF040 データシートの表示（PDF） - Silicon Storage Technology

部品番号

コンポーネント説明

メーカー

SST49LF040

4 Mbit LPC Flash

Silicon Storage Technology 

Device #14

Device #15

00FF FFFFH

Device #2

Device #3

Device #0

8 MByte

Register Access

Device #1

(Boot Block)

Device #14

(Boot Block)

Device #15

0080 0000H

007F FFFFH

(Boot Block)

Device #2

(Boot Block)

Device #3

8 MByte

Memory Access

(Boot Block)

Boot Device #0

(Boot Block)

Device #1

562 ILL F02.3

0000 0000H

FIGURE

5: BOOT CONFIGURATION FROM THE

BOTTOM OF THE 4 GBYTE SYSTEM

MEMORY MAP

4 Mbit LPC Flash

SST49LF040

Advance Information

Registers

There are two registers available on the SST49LF040, the

General Purpose Inputs Registers (GPI_REG) and the

JEDEC ID Registers. Since multiple LPC memory devices

may be used to increase memory densities, these registers

appear at its respective address location in the 4 GByte

system memory map. Unused register locations will read

as 00H. Any attempt to read registers during internal Write

operation will respond as “Write Operation Status Detec-

tion” (Data# Polling or Toggle Bit). Tables 4 and 5 list

GPI_REG and JEDEC ID address locations for

SST49LF040 with its respective device strapping.

TABLE 3: GENERAL PURPOSE INPUTS REGISTER

Pin #

Bit Function

7:5 Reserved

4 GPI[4]

Reads status of general

purpose input pin

3 GPI[3]

Reads status of general

purpose input pin

2 GPI[2]

Reads status of general

purpose input pin

1 GPI[1]

Reads status of general

purpose input pin

0 GPI[0]

Reads status of general

purpose input pin

32-PLCC

-

30

32-TSOP

-

6

3

11

4

12

5

13

6

14

T3.1 562

General Purpose Inputs Register

The GPI_REG (General Purpose Inputs Register) passes

the state of GPI[4:0] pins at power-up on the SST49LF040.

It is recommended that the GPI[4:0] pins be in the desired

state before LFRAME# is brought low for the beginning of

the next bus cycle, and remain in that state until the end of

the cycle. There is no default value since this is a pass-

through register. See Table 3, General Purpose Inputs

Register, for the GPI_REG bits and functions and Tables 4

and 5 for memory address location for its respective device

strapping.

©2001 Silicon Storage Technology, Inc.

12

S71213-00-000 11/01 562

Share Link: