DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AU80610006237AASLBX9 データシートの表示(PDF) - Intel

部品番号
コンポーネント説明
メーカー
AU80610006237AASLBX9 Datasheet PDF : 88 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Signal Description
2 Signal Description
This chapter describes the processor signals. They are arranged in functional groups
according to their associated interface or category. The following notations are used to
describe the signal type.
Table 2-1. Signal Types
Notations
I
O
I/O
Signal Type
Input Pin
Output Pin
Bi-directional Input/Output Pin
The signal description also includes the type of buffer used for the particular signal.
Table 2-2. Signal Description Buffer Types
Signal
Description
CMOS
DMI
HVCMOS
DDR2/DDR3
TAP
Analog
Ref
GTL+
Asynch
LVDS
SSTL - 1.8/
1.5
CMOS buffers. 1.05-V tolerant
Direct Media Interface signals. These signals are compatible with PCI Express*
1.0 signalling environment AC specifications but are DC coupled. The buffers are
not 3.3-V tolerant.
High Voltage buffers. 3.3-V tolerant
DDR2/DDR3 buffers: 1.8-V/1.5-V tolerant respectively
Test Access Port signal
Analog reference or output. May be used as a threshold voltage or for buffer
compensation
Voltage reference signal
Gunning Transceiver Logic signaling technology. Refer to GTL+ I/O Specification
for complete details.
This signal is asynchronous and has no timing relationship with any reference
clock.
Low Voltage Differential Signalling. A high speed, low power data transmission
standard used for display connections to LCD panels.
Stub Series Termination Logic. These are 1.8-V (DDR2) or 1.5-V (DDR3) output
capable buffers. 1.8-V or 1.5-V tolerant.
Datasheet
15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]