24LLC02T データシートの表示（PDF） - CERAMATE TECHNICAL

部品番号

コンポーネント説明

メーカー

24LLC02T

2K-Bits Serial EEPROM For Low Power

CERAMATE TECHNICAL 

24LLC02

2K-Bits Serial EEPROM For Low Power

FUNCTION DESCRIPTION

I2C-BUS INTERFACE

The 24LLC02 supports the I 2 C-bus serial interface data transmission protocol. The two-wire bus consists of a

serial data line (SDA) and a serial clock line (SCL). The SDA and the SCL lines must be connected to V CC by a

pull-up resistor that is located somewhere on the bus.

Any device that puts data onto the bus is defined as the “transmitter” and any device that gets data from the bus

is the “receiver.” The bus is controlled by a master device which generates the serial clock and start/stop conditions

, controlling bus access. Using the A0, A1, and A2 input pins, up to eight 24LLC02 devices can be connected

to the same I 2 C-bus as slaves (see Figure 1-6). Both the master and slaves can operate as transmitter or receiver

, but the master device determines which bus operating mode would be active.

V CC V CC

SDA

SCL

Bus Master

(Transmitter/

Receiver)

MCU

Slave 1

24LLC02

Tx/Rx

A0 A1 A2

Slave 2

2 4 2 2L4LLLCC02

Tx/Rx

A0 A1 A2

Slave 3

24LLC02

Tx/Rx

A0 A1 A2

To V CC or V SS

To V CC or V SS

To V CC or V SS

Slave 8

24LLC02

Tx/Rx

A0 A1 A2

To V CC or V SS

Figure 1-6. Typical Configuration (16 Kbits of Memory on the I 2 C-Bus)

* All specs and applications shown above subject to change without prior notice.

1F-5 NO.66 SEC.2 NAN-KAN RD ., LUCHU , TAOYUAN, TAIWAN

Tel:886-3-3214525

Fax:886-3-3521052

Page 5 of 19

Email: server@ceramate.com.tw

Http: www.ceramate.com.tw

Rev 1.0 Dec. 26, 2001

Share Link: