CDB53L21 データシートの表示（PDF） - Cirrus Logic

部品番号

コンポーネント説明

メーカー

CDB53L21

Low Power, Stereo Analog to Digital Converter

Cirrus Logic 

CS53L21

4.5 Serial Port Clocking

The A/D serial audio interface port operates either as a slave or master. It accepts externally generated

clocks in slave mode and will generate synchronous clocks derived from an input master clock (MCLK) in

master mode.

The frequency of the MCLK must be an integer multiple of, and synchronous with, the system sample rate,

Fs. The LRCK frequency is equal to Fs, the frequency at which audio samples for each channel are clocked

into or out of the device.

The SPEED and MCLKDIV2 software control bits or the SDOUT/(M/S) and MCLKDIV2 stand-alone control

pins, configure the device to generate the proper clocks in Master Mode and receive the proper clocks in

Slave Mode. The value on the SDOUT pin is latched immediately after powering up in Hardware Mode.

Software

Control:

“MIC Power Control & Speed Control (Address 03h)” on page 41, “SPE Control

(Address 09h)” on page 48.

Hardware

Control:

Pin

“SDOUT, M/S” pin 29

“MCLKDIV2” pin 2

Setting

47 kΩ Pull-down

47 kΩ Pull-up

LO

HI

Selection

Slave

Master

No Divide

MCLK is divided by 2 prior

to all internal circuitry.

DS700PP1

29

Share Link: