56F8165(2007) データシートの表示（PDF） - Freescale Semiconductor
部品番号
コンポーネント説明
メーカー
56F8165 Datasheet PDF : 172 Pages
| |||
Signal Pins
Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)
Signal
Name
Pin No.
Type
State
During
Reset
Signal Description
GPIOB4
31
Schmitt
Input,
Port B GPIO — This GPIO pin can be individually programmed
Input/
pull-up as an input or output pin.
Output
enabled
(A20)
Output
Address Bus — A20 specifies one of the address lines for
external program or data memory accesses. Depending upon the
state of the DRV bit in the EMI bus control register (BCR), A20
and EMI control signals are tri-stated when the external bus is
inactive.
(prescaler_
clock)
Output
Clock Output — can be used to monitor the prescaler_clock on
GPIOB4.
After reset, the default state is GPIO.
This pin can also be used to view the prescaler_clock. In these
cases, the GPIOB_PER can be used to disable the GPIO. The
CLKOSR register in the SIM can then be used to choose between
address and clock functions; see
Part 6.5.7 for details
To deactivate the internal pull-up resistor, clear bit 4 in the
GPIOB_PUR register.
D7
22
Input/
In reset, Data Bus — D7 - D10 specify part of the data for external
Output
output is program or data memory accesses. Depending upon the state of
disabled, the DRV bit in the SEMI bus control register (BCR), D7 - D10 are
pull-up is tri-stated when the external bus is inactive
enabled
(GPIOF0)
D8
23
(GPIOF1)
D9
24
(GPIOF2)
D10
26
(GPIOF3)
Input/
Output
Port F GPIO — These four GPIO pins can be individually
programmed as input or output pins.
After reset, these pins default to Data Bus functionality and should
be programmed as GPIO.
To deactivate the internal pull-up resistor, clear the appropriate
GPIO bit in the GPIOF_PUR register.
Example: GPIOF0, clear bit 0 in the GPIOF_PUR register.
Note: Primary function is not available in this package
configuration; GPIO function must be used instead.
56F8365 Technical Data, Rev. 7
Freescale Semiconductor
21
Preliminary
Share Link: 