X1228 データシートの表示（PDF） - Intersil

部品番号

コンポーネント説明

メーカー

X1228

4K (512 x 8), 2-Wire™ RTC

Intersil 

X1228

Table 4. Watchdog Timer Time-Out Options

WD1 WD0

0

0

0

1

1

0

1

1

Watchdog Time-Out Period

1.75 seconds

750 milliseconds

250 milliseconds

Disabled (default)

INTERRUPT CONTROL AND FREQUENCY

OUTPUT REGISTER (INT)

Interrupt Control and Status Bits (IM, AL1E, AL0E)

There are two Interrupt Control bits, Alarm 1 Interrupt

Enable (AL1E) and Alarm 0 Interrupt Enable (AL0E) to

specifically enable or disable the alarm interrupt signal

output (IRQ). The interrupts are enabled when either the

AL1E and AL0E bits are set to ‘1’, respectively.

Two volatile bits (AL1 and AL0), associated with the

two alarms respectively, indicate if an alarm has hap-

pened. These bits are set on an alarm condition

regardless of whether the IRQ interrupt is enabled.

The AL1 and AL0 bits in the status register are reset

by the falling edge of the eighth clock of a read of the

register containing the bits.

Pulse Interrupt Mode

The pulsed interrrupt mode allows for repetitive or

recurring alarm functionality. Hence an repetitive or

recurring alarm can be set for every nth second, or nth

minute, or nth hour, or nth date, or for the same day of

the week. The pulsed interrupt mode can be consid-

ered a repetitive interrupt mode, with the repetition

rate set by the time setting of the alarm.

The Pulse Interrupt Mode is enabled when the IM bit is

set.

IM Bit

0

1

Interrupt / Alarm Frequency

Single Time Event Set By Alarm

Repetitive / Recurring Time Event Set By

Alarm

The Alarm IRQ output will output a single pulse of

short duration (approximately 10-40ms) once the

alarm condition is met. If the interrupt mode bit (IM bit)

is set, then this pulse will be periodic.

Programmable Frequency Output Bits—FO1, FO0

These are two output control bits. They select one of

three divisions of the internal oscillator, that is applied

to the PHZ output pin. Table 5 shows the selection bits

for this output. When using the PHZ output function,

the Alarm IRQ output function is disabled.

Table 5. Programmable Frequency Output Bits

FO1 FO0

Output Frequency

(average of 100 samples)

0

0

0

1

1

0

1

1

Alarm IRQ output

32.768kHz

4096Hz

1Hz

ON-CHIP OSCILLATOR COMPENSATION

Digital Trimming Register (DTR) — DTR2, DTR1

and DTR0 (Non-Volatile)

The digital trimming Bits DTR2, DTR1 and DTR0

adjust the number of counts per second and average

the ppm error to achieve better accuracy.

DTR2 is a sign bit. DTR2 = 0 means frequency

compensation is > 0. DTR2 = 1 means frequency

compensation is < 0.

DTR1 and DTR0 are scale bits. DTR1 gives 10 ppm

adjustment and DTR0 gives 20 ppm adjustment.

A range from -30ppm to +30ppm can be represented

by using three bits above.

Table 6. Digital Trimming Registers

DTR Register

DTR2 DTR1 DTR0

Estimated frequency

PPM

0

0

0

0 (Default)

0

1

0

+10

0

0

1

+20

0

1

1

+30

1

0

0

0

1

1

0

-10

1

0

1

-20

1

1

1

-30

14

FN8100.4

May 18, 2006

Share Link: