DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M36P0R8070E0 データシートの表示(PDF) - Numonyx -> Micron

部品番号
コンポーネント説明
メーカー
M36P0R8070E0 Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
M36P0R8070E0
Signal descriptions
2.11
Flash Deep Power-Down (DPDF)
The deep power-down input put sthe device in deep power-down mode.
When the device is in standby mode and the Enhanced Configuration Register bit ECR15 is
set, asserting the deep power-down input causes the memory to enter deep power-down
mode.
When the device is in the deep power-down mode, the memory cannot be modified and the
data is protected.
The polarity of the DPDF pin is determined by ECR14. The deep power-down input is active
Low by default.
2.12
PSRAM Chip Enable input (EP)
The Chip Enable input activates the PSRAM when driven Low (asserted). When de-
asserted (VIH), the device is disabled, and goes automatically in low-power standby mode or
deep power-down mode, according to the RCR (Refresh Configuration Register) setting.
2.13
PSRAM Write Enable (WP)
Write Enable, WP, controls the bus write operation of the PSRAM. When asserted (VIL), the
device is in write mode and write operations can be performed either to the configuration
registers or to the memory array.
2.14
2.15
PSRAM Output Enable (GP)
When held Low, VIL, the Output Enable, GP, enables the bus read operations of the PSRAM.
PSRAM Upper Byte Enable (UBP)
The Upper Byte Enable, UBP, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-
DQ15) to or from the upper part of the selected address during a write or read operation.
2.16
2.17
PSRAM Lower Byte Enable (LBP)
The Lower Byte Enable, LBP, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-
DQ7) to or from the lower part of the selected address during a write or read operation.
If both LBP and UBP are disabled (High), the device disables the data bus from receiving or
transmitting data. Although the device seems to be deselected, it remains in an active mode
as long as EP remains Low.
PSRAM Configuration Register Enable (CRP)
When this signal is driven High, VIH, bus read or write operations access either the value of
the RCR or the BCR (Bus Configuration Register) according to the value of A19.
11/22

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]