DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCF51JF128(2011) データシートの表示(PDF) - Freescale Semiconductor

部品番号
コンポーネント説明
メーカー
MCF51JF128
(Rev.:2011)
Freescale
Freescale Semiconductor Freescale
MCF51JF128 Datasheet PDF : 71 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Table 13. MCG specifications (continued)
Clock modules
Symbol
Dlock
Dunl
tpll_lock
Description
Lock entry frequency tolerance
Lock exit frequency tolerance
Lock detector detection time
Min.
± 1.49
± 4.47
Typ.
Max.
± 2.98
± 5.97
0.15 +
1075(1/
fpll_ref)
Unit
%
%
ms
Notes
11
1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock
mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation
(Δfdco_t) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification was obtained at TBD frequency.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed,
DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE,
FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of
each PCB and results will vary.
10. PLL period jitter is measured in RMS.
11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled
(BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes
it is already running.
6.3.2 Oscillator electrical specifications
This section provides the electrical characteristics of the module.
6.3.2.1 Oscillator DC electrical specifications
Table 14. Oscillator DC electrical specifications
Symbol
VDD
IDDOSC
Description
Supply voltage
Supply current — low-power mode (HGO=0)
• 32 kHz
• 1 MHz
• 4 MHz
• 8 MHz (only RANGE=01)
• 16 MHz
• 24 MHz
• 32 MHz
Min.
1.71
Typ.
500
100
200
300
950
1.2
1.5
Max.
3.6
Unit
Notes
V
1
nA
μA
μA
μA
μA
mA
mA
Table continues on the next page...
MCF51JF128 Advance Information Data Sheet, Rev. 2, 05/2011.
Freescale Semiconductor, Inc.
Preliminary
23

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]